

DATA PROCESSOR

Publication number: JP2004289298
Publication date: 2004-10-14
Inventor: MATSUSHITA YOSHIHITO; ITO MIKIAKI
Applicant: FUJITSU LTD
Classification:
 - International: H04L12/66; H04L12/28; H04L12/66; H04L12/28; (IPC1-7): H04L12/66; H04L12/28
 - European:
Application number: JP20030076355 20030319
Priority number(s): JP20030076355 20030319


[Report a data error here](#)

Abstract of JP2004289298

PROBLEM TO BE SOLVED: To provide a data processor for preventing the processing of a proper frame from being disturbed even if temporarily receiving a large quantity of DoS (Denial of service) attack frames from a network.

SOLUTION: A control part 4 for detecting a continuous frame whose contents coincide for discarding is installed on the inside or front stage of a reception part 1 and the data received by the reception part 1 are stored into a buffer memory 2 before a CPU3 processes the reception data.

COPYRIGHT: (C)2005,JPO&NCIPI



Data supplied from the **esp@cenet** database - Worldwide